

Schematics Only for RK3588 NVR

RK_NVR_DEMO1_RK3588_LP4XD200P232SD8_V21

Main Functions Introduction

- 1) PMIC: RK806-1+DiscretePower
- 2) RAM: 2 x LPDDR4x 32bit(Option 2 x LPDDR4 32bit)
- 3) ROM: eMMC5.1(Option SPI Nand Falsh)
- 4) Support: 1 x TypeC(With DP TX)
- 5) Support: 1 x USB3.0 HOST + 2 x USB2.0 HOST
- 6) Support: 10 x SATA3.0 Connector (7pin)
- 7) Support: 1 x 4Lanes PCIe Connector
- 8) Support: 2 x HDMI2.1 TX + 1 x HDMI2.0 TX + 1 x HDMI1.4 TX
- 9) Support: 2 x 4Lanes MIPI CSI RX Camera Connector
- 10) Support: 2 x 10/100/1000 Ethernet(RGMII)
- 11) Support: 1 x Line Out, 1 x Line In
- 12) Support: 1 x Buzzer
- 13) Support: 1 x IR Receiver
- 14) Support: 1 x Power LED,1 x Ethernet LED,1 x HDD LED
- 15) Support: 1 x Recovery Key,1x Reset Key
- 16) Support: 1 x RS232
- 17) Support: 1 x RS485
- 18) Support: 1 x UART
- 19) Support: Debug UART(USB to UART),Debug JTAG (4Pin)

Note:


The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics. If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	00.Cover Page		
Date:	Friday, August 12, 2022		Rev: V2.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	1 of 43

SATA PM0 Port1

NOTES:The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.



ShenZhen HugSun Technology Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21

File: 82. SATA3.0

Date: Friday, August 12, 2022

Rev: V1.0

Designed by: Wang

Sheet: 1 of 99

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Tree
Page 6	05.Power Sequence/IO Domain Map
Page 7	06.Lower-Speed Bus Map
Page 8	07.USB/DP Configure Map
Page 9	08.PCIE Fun Map
Page 10	10.RK3588_Power/GND
Page 11	11.RK3588_OSC/PLL/PMUIO
Page 12	12.RK3588 DDR Controler
Page 13	13.RK3588_Flash/SD Controller
Page 14	14.RK3588_USB30/USB20_Ctrl
Page 15	15.RK3588_SARADC/1.8V Only GPIO
Page 16	16.RK3588_MIPI Interface
Page 17	17.RK3588_HDMI/eDP Interface
Page 18	18.RK3588_PCIE30/PCIE20/SATA30
Page 19	19.RK3588_1.8V/ 3.3V GPIO
Page 20	20.Power_DC IN
Page 21	21.Power-PMIC_RK806-1
Page 22	22.Power_Ext Discrete/RTC IC
Page 23	25.USB2/USB3/TypeC Port
Page 24	38.DRAM-LPDDR4X_200P_1X32bit
Page 25	40.Flash-eMMC Flash
Page 26	43.Flash-SPI FLASH(Option)
Page 27	47.VI-Camera_MIPI-CSI
Page 28	50.VO-HDMI2.1 TX
Page 29	51.VO-HDMI2.0 TX(DP to HDMI)
Page 30	55.VO-HDMI1.4 TX(MIPI to HDMI)
Page 31	67.Ethernet-GEPHY_RGMII0
Page 32	68.Ethernet-GEPHY_RGMII1
Page 33	70.Audio Port
Page 34	82.SATA-SATA PM0
Page 35	83.SATA-SATA PM1
Page 36	84.PCIE-PCIE3.0_1x4Lanes_RC_64P
Page 37	90.IR Receiver/LED
Page 38	91.Debug UART/JTAG
Page 39	92.KEY
Page 40	93.HW_ID
Page 41	95.RS485/RS232
Page 42	98.Power Test
Page 43	99.Mark/Hole/Heatsink
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	
Page 53	

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21

File: 01.Index and Notes

Date: Friday, August 12, 2022 Rev: V2.1

Designed by: Zhangtz Reviewed by: Default Sheet: 2 of 43

5					4					3					2					1											
Revision History																															
Version					Date					By					Change Dscription										Approved						
V1.0					2021-09-24					Zhangdz					1:Revision preliminary version																
V2.0					2021-12-08					Zhangdz					1:Invalid version																
V2.1					2021-12-28					Zhangdz					1:Change content Please Refer to: RK_NVR_DEMO1_RK3588_LP4XD200P232SD8_V21_20211228_Modify_Notes_CV																


[illegible][illegible][illegible][illegible]

5					4					3					2					1											
Revision History																															
Version					Date					By					Change Dscription										Approved						
V1.0					2021-09-24					Zhangdz					1:Revision preliminary version																
V2.0					2021-12-08					Zhangdz					1:Invalid version																
V2.1					2021-12-28					Zhangdz					1:Change content Please Refer to: RK_NVR_DEMO1_RK3588_LP4XD200P232SD8_V21_20211228_Modify_Notes_CV																

5					4					3					2					1											
Revision History																															
Version					Date					By					Change Dscription										Approved						
V1.0					2021-09-24					Zhangdz					1:Revision preliminary version																
V2.0					2021-12-08					Zhangdz					1:Invalid version																
V2.1					2021-12-28					Zhangdz					1:Change content Please Refer to: RK_NVR_DEMO1_RK3588_LP4XD200P232SD8_V21_20211228_Modify_Notes_CV																

5					4					3					2					1											
Revision History																															
Version					Date					By					Change Dscription										Approved						
V1.0					2021-09-24					Zhangdz					1:Revision preliminary version																
V2.0					2021-12-08					Zhangdz					1:Invalid version																
V2.1					2021-12-28					Zhangdz					1:Change content Please Refer to: RK_NVR_DEMO1_RK3588_LP4XD200P232SD8_V21_20211228_Modify_Notes_CV																

5					4					3					2					1											
Revision History																															
Version					Date					By					Change Dscription										Approved						
V1.0					2021-09-24					Zhangdz					1:Revision preliminary version																
V2.0					2021-12-08					Zhangdz					1:Invalid version																
V2.1					2021-12-28					Zhangdz					1:Change content Please Refer to: RK_NVR_DEMO1_RK3588_LP4XD200P232SD8_V21_20211228_Modify_Notes_CV																



Power Tree





**12V/3A
Adapter
Option1**




Note:

With SATA,PCIe, the current is estimated according to the actual number of SATA,PCIe



Note:

The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics. If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO



Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21
----------	--------------------------------

File:	04.Power Tree		

Date:	Friday, August 12, 2022			Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	5 of 43

Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC4V0_SYS	RK806_BUCK1	6.5A	VDD_GPU	Slot:5	0.75V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK806_BUCK2	5A	VDD_CPU_LIT	Slot:3	0.75V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK806_BUCK3	5A	VDD_LOGIC	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC4V0_SYS	RK806_BUCK4	5A	VDD_VDENC	Slot:5	0.75V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK806_BUCK5	2.5A	VDD_DDR	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC4V0_SYS	RK806_BUCK6	2.5A	VDD2_DDR	Slot:4	ADJ FB=0.5V	ON	1.1V LPDDR4/4x	TBD	TBD
VCC4V0_SYS	RK806_BUCK7	2.5A	VCC_2V0_PLDO	Slot:1	2.0V	ON	2.0V	TBD	TBD
VCC4V0_SYS	RK806_BUCK8	2.5A	VCC_3V3	Slot:6	3.3V	ON	3.3V	TBD	TBD
VCC4V0_SYS	RK806_BUCK9	2.5A	VDDQ_DDR	Slot:6	ADJ FB=0.5V	ON	0.6V LPDDR4/4x	TBD	TBD
VCC4V0_SYS	RK806_BUCK10	2.5A	VCC_1V8	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO1	0.5A	VCCA_1V8	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO2	0.3A	VCCA1V8_IMAGE	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO3	0.3A	VCCA1V2_IMAGE	Slot:4	1.2V	ON	1.2V	TBD	TBD
VCC4V0_SYS	RK806_PLDO4	0.5A	VCCA_3V3	Slot:6	3.3V	ON	3.3V	TBD	TBD
	RK806_PLDO5	0.3A	VCCIO_SD	Slot:6	3.3V	ON	3.3V	TBD	TBD
VCC4V0_SYS	RK806_PLDO6	0.3A	VCCA1V8_PLDO6	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO1	0.3A	VDDA_0V75_PMU	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO2	0.3A	VDDA_DDR_PLL	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_NLDO3	0.5A	VDDA0V75_IMAGE	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETh								
VCC12V_DCIN	EXT BUCK	8A	VCC4V0_SYS	Slot:0	4.0V	ON	4.0V	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VCC_1V1_NLDO	Slot:0A	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_SYS	Slot:0A	5.2V	ON	5.2V	TBD	TBD
VCC4V0_SYS	RK860-2	6A	VDD_CPU_BIG0	Slot:6A	0.8V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK860-3	6A	VDD_CPU_BIG1	Slot:6A	0.8V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK860-2	6A	VDD_NPU	Slot:6A	0.8V	ON	DVFS	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8 VCC_3V3	3.3V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8	1.8V
VCCIO1	Pin G20	1.8V Only	VDDIO1_1V8	VCC_1V8	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VDDIO2_1V8 VCCIO2	VCC_1V8 VCC_3V3	3.3V
VCCIO3	Pin Y26	1.8V Only	VDDIO3_1V8	VCC_1V8	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VDDIO4_1V8 VCCIO4	VCC_1V8 VCC_1V8	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VDDIO5_1V8 VCCIO5	VCC_1V8 VCC_3V3	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VDDIO6_1V8 VCCIO6	VCC_1V8 VCC_3V3	3.3V

IO Type	Operating Voltage
1.8V Only	VCCIO*_1V8=1.8V
1.8V or 3.3V	VCCIO*_1V8=1.8V VCCIO*=1.8V or 3.3V


Redchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	05.Power Sequence/IO Domain Map		
Date:	Friday, August 12, 2022	Rev:	V2.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	6	of	43


I2C MAP

RK3588



UART MAP


RK3588




USB Controller Configure Table

[illegible]


Config0:
TypeC0 (With DP function)




Config3:
USB3.0 OTG0 + DP0 2Lane(Swap ON)




Config1:
USB2.0 OTG0 + DP0 4Lane(Swap OFF)




Config4:
USB3.0 OTG0 + DP0 2Lane(Swap OFF)



Config2:
USB2.0 OTG0 + DP0 4Lane(Swap ON)



PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO & Power Pin
	OPTION	CLK LANE	DATA LANE	
PCIE30X4 RC & EP	OPTION1	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0	PCIE30X4_CLKREQ_M* PCIE30X4_WAKEN_M* PCIE30X4_PERSTN_M* PCIE30X4_BUTTON_RSTN
	OPTION2	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_TX1 PCIE30_PORT0_RX1	
	OPTION3	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0 PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIE30X2 RC	OPTION1	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0	PCIE30X2_CLKREQ_M* PCIE30X2_WAKEN_M* PCIE30X2_PERSTN_M* PCIE30X2_BUTTON_RSTN
	OPTION2	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIE30X1_0 RC	OPTION1	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0	PCIE30X1_0_CLKREQ_M* PCIE30X1_0_WAKEN_M* PCIE30X1_0_PERSTN_M* PCIE30X1_0_BUTTON_RSTN
PCIE30X1_1 RC	OPTION1	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
	OPTION2	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	PCIE30X1_1_CLKREQ_M* PCIE30X1_1_WAKEN_M* PCIE30X1_1_PERSTN_M* PCIE30X1_1_BUTTON_RSTN
PCIE20X1_2 RC	OPTION1	PCIE20_0_REF_CLKP PCIE20_0_REF_CLKN	PCIE20_0_TXP PCIE20_0_RXP PCIE20_0_TXN PCIE20_0_RXN	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN


Note: PCIE30_PORT*_REF_CLKP/N is input gpio

Note: M*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1. So, Only use one at the same time.


PCIe/SATA Function Combination


Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3

PCIe3.0 REFCLK



PCIe2.0 REFCLK






RK3588_E (OSC/PLL/PMUIO1)

Note:
Adjusted the load capacitance according to the crystal specification.



The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.


$CL = (CL1 * CL2 / (CL1 + CL2)) + PCB\ strays$
Total CL<12pF


Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package



RK3588_F (PMUIO2)









Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd.



RK3588_M(TYPEC/DP)

If TYPEC0 is not used,
Signal:leave floating
REXT:8.2K ohm 1% resistor must be connected externally
Power: Must supply power




USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0~3
Option2	USB30 x4Lane	DP_TX_Lane0~3
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

DP Lane
Swap Off:
Lane0/1/2/3_TXdata mapping to Lane0/1/2/3_TXDP/N
Swap On:
Lane0/1/2/3_TXdata mapping to Lane2/3/0/1_TXDP/N

RK3588_L(USB2.0 HOST/OTG)



Note:

TYPEC0_USB20_OTG:

DP/DM:Must used for download
ID:According to demand,if not used,Leave floating
VBUSDET:Must provide
REXT:200ohm 1% resistor must be connected externally
Power: Must supply power

TYPEC1_USB20_OTG:

If not used:
DP/DM:Leave floating
ID:Leave floating
VBUSDET:Leave floating
REXT:Leave floating

USB20_HOST0/USB20_HOST1:

If not used:
DP/DM:Leave floating
REXT:Leave floating

Note:

The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 30K ohm resistor.The VBUSDETpin voltage range <=3.3V.


Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential
Rackchip Rockchip Electronics Co., Ltd


Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	14.RK3588_USB30/USB20_Ctrl		
Date:	Friday, August 12, 2022	Rev:	V2.1
Designed by:	Zhangtz	Reviewed by:	
Sheet:	14	of	43

RK3588_Q/R(MIPI_D/C_PHY0/1)




RK3588 BGA1088_23R00X23R00X2R00

If not used,
Signal:leave floating
Power: leave floating



RK3588 BGA1088_23R00X23R00X2R00

RK3588_P(MIPI_CSI_RX_PHY)



RK3588 BGA1088_23R00X23R00X2R00

If not used,
Signal:leave floating
Power: leave floating or tie to VSS

MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane +	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
	Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:

When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

Power merging,
capacitance sharing

Power merging,
capacitance sharing




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


Rockchip Confidential

Rockchip Electronics Co., Ltd			
Project:	RK_NVR_DEMO1_RK3588_LP44x_V21		
File:	16.RK3588_MIPI Interface		
Date:	Friday, August 12, 2022	Rev:	V2.1
Designed by:	Zhangdt	Reviewed by:	Sheet 16 of 43

RK3588_S (HDMI2.1 TX)





If not used,
Signal:leave floating
Power: Tie to VSS



If not used,
Signal:leave floating
Power: leave floating or tie to VSS

HDMI20_RX
100 Ohm $\pm 10\%$

RK3588_T (HDMI20 RX)



Note:
The controller only support AC coupled link In order to backward compatibility or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.
Switch on in HDMI2.0(TMDS) mode
Switch off in HDMI2.1(FRL) mode.

Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21


File: 17.RK3588_HDMI/eDP Interface

Date: Friday, August 12, 2022 Rev: V2.1

Designed by: Zhangtz Reviewed by: Sheet: 17 of 43


RK3588_N (PCIE20)

If not used,
Signal: leave floating
Power: Tie to VSS



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3588_O (PCIE30)




Note:
If Port0 and Port1 are not used,
Port0 and Port1 REF_CLKP/N: Leave floating or tie to VSS
Port0 and Port1 Other Signal: Leave floating
Port0 and Port1 Power: Leave floating or tie to VSS

If Port0 is used ,Port1 is not used,
Port1 REF_CLKP/N: Leave floating or tie to VSS
Port1 Other Signal: Leave floating
Port1 Power: Must supply power

If Port1 is used ,Port0 is not used,
Port0 REF_CLKP/N: Leave floating or tie to VSS
Port0 Other Signal: Leave floating
Port0 Power: Must supply power

09J



U1000K



U1000I



Rockchip Confidential




Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21
----------	--------------------------------

File:	19.RK3588_1.8V/ 3.3V GPIO		


Date:	Friday, August 12, 2022	Rev:	V2.1
Designed by:	Zhanong	Reviewed by:	
		Sheet:	19 of 43

12V/3A DCIN


With SATA,PCIe, the current is estimated according to the actual number of SATA,PCIe




VCC4V0_SYS



VCC5V0_SYS



VCC_1V1_NLDO



Rockchip Confidential
Rockchip Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO01_RK3588_LP4/4x_V21		
File:	20.Power_DC IN		
Date:	Tuesday, January 08, 2024	Rev:	V2.1
Designed by:	Zhangtz	Reviewed by:	Default

```

PMIC_SPI_CS
PMIC_SPI_MOSI
PMIC_SPI_CLK

PMIC_PWR_CTRL1
PMIC_PWR_CTRL2
PMIC_PWR_CTRL3

PMIC_INT_L


RESET_L

PMIC_EXT_EN_OUT

```



DO NOT DELETE IT!


[illegible][illegible]

Note:
The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics.


Rockchip Rockchip Electronics Co., Ltd.

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21			
File:	22.Power-PMIC_RK306-1			
Date:	Friday, August 12, 2022			Rev: V2.1
Designed by:	Zhangzz	Reviewed by:	Default	Sheet: 21 of 43


VDD_CPU_BIG0




VDD_CPU_BIG1



VDD_NPU






RTC IC



Address:Read A3H,Write A2H

LPDDR4/4X





Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	25 of 43
--------------	---------	--------------	---------	--------	----------

SPI Flash








Rockchip Confidential








Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21				
File:	43.Flash-SPI FLASH(Optional)				
Date:	Friday, August 12, 2022			Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	26 of 43







HDMI TX0






HDMI TX1



GMACO_TXD0
GMACO_TXD1
GMACO_TXD2
GMACO_TXD3
GMACO_TXEN
GMACO_TXCLK
GMACO_RXD0
GMACO_RXD1
GMACO_RXD2
GMACO_RXD3
GMACO_RXDIV_CRS
GMACO_RXCLK
ETH0_REFCLK0_25M
GMACO_MCLKINOUT
GMACO_MDC
GMACO_MDIO
GMACO_RSTn_L_GPIO4_B3



RMII Power Source	CFG_EXT	CFG_LDO[1:0]	
External 3.3V	1'b1	2'b00	
External 1.8V	1'b1	2'b10	
Internal 1.8V (default)	1'b0	2'b10	



Rockchip Confidential


<<PWM3_IR_M0

>>Ethernet_LED_EN_H_GPIO3_C0

>>HDD_LED_EN_H_GPIO3_C1

>>Power_LED-

IR Receiver



Work_LED

Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	90.IR Receiver/LED		
Date:	Friday, August 12, 2022		Rev: V2.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 37 of 43

Debug UART2

Option1



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21


File: 91.Debug UART/JTAG

Date: Friday, August 12, 2022 Rev: V2.1



Designed by: Zhangtz Reviewed by: Default Sheet: 38 of 43

RECOVERY_Key

It is recommended to keep the circuit for the actual product update firmware



Reset_Key



Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	92.KEY		
Date:	Friday, August 12, 2022		Rev: V2.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 39 of 43

<< SARADC_VIN5_HW_ID

HW_ID



SARADC_VIN1	Up Resistance	Down Resistance	AD value
HW_ID0	10K	DNP	4095
HW_ID1	10K	110K	3754
HW_ID2	20K	100K	3413
HW_ID3	33K	100K	3079
HW_ID4	18K	36K	2730
HW_ID5	36K	51K	2400
HW_ID6	51K	51K	2048
HW_ID7	51K	36K	1695
HW_ID8	36K	18K	1365
HW_ID9	100K	33K	1016
HW_ID10	100K	20K	683
HW_ID11	110K	10K	341
HW_ID12	DNP	10K	0

V10


V21

Rockchip Confidential



Rockchip Electronics Co., Ltd


Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	93.HW_ID		
Date:	Friday, August 12, 2022	Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:		40 of 43	




Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	95.RS485/RS232		
Date:	Friday, August 12, 2022		Rev: V2.1
Designed by:	Zhangzt	Reviewed by:	Default
		Sheet:	41 of 43



TOP Mark



BOTTOM Mark



Rockchip Confidential



Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21			
File:	99.Mark/Hole/Heatsink			
Date:	Friday, August 12, 2022		Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet: 43 of 43

HDMI 2.0 RX

The schematic diagram illustrates the internal circuitry of an HDMI 2.0 RX module. It features an HDMI Type A connector (J4900) with pins 1 through 19. The connector is connected to an ED4900 ESD5304D SON10 2R50X1R0X0R50 component, which is a high-speed digital interface component. The component has multiple pins for data (D0-G), clock (CLK), and control (CEC, HPD) signals. The signals are routed through various components including resistors (R4900-R4907), capacitors (C4900, C0402), and ESD protection diodes (ED4901-ED4904). The circuit is powered by VCC5V_HDMI_RX_PORT and VCC_1V8. The output signals are HDMI_RX_D0P, HDMI_RX_D0N, HDMI_RX_D1P, HDMI_RX_D1N, HDMI_RX_D2P, HDMI_RX_D2N, HDMI_RX_D2P, HDMI_RX_SCL_M1, HDMI_RX_SDA_M1, and HDMI_RX_DET_L.

Key Components and Connections:

- Connector:** J4900 HDMI TYPE A, HDMI19-W-0P5-12P7X16P6-S
- ESD Protection:** ED4900 ESD5304D SON10 2R50X1R0X0R50, ED4901 ESD5341N ESD0402, ED4902 ESD5341N ESD0402, ED4903 ESD5341N ESD0402, ED4904 ESD5341N ESD0402
- Resistors:** R4900 10K, R4901 10K, R4902 10K, R4903 10K, R4904 10K, R4905 10K, R4906 10K, R4907 10K
- Capacitors:** C4900 100nF, C0402 16V
- Power:** VCC5V_HDMI_RX_PORT, VCC_1V8
- Signal Lines:**
 - HDMI_RX_HPDP
 - HDMI_RX_D0P, HDMI_RX_D0N
 - HDMI_RX_D1P, HDMI_RX_D1N
 - HDMI_RX_D2P, HDMI_RX_D2N
 - HDMI_RX_CLKP, HDMI_RX_CLKN
 - HDMI_RX_CEC
 - HDMI19X_HPDP
 - HDMI_RX_SCL_M1, HDMI_RX_SDA_M1
 - HDMI19X_DET_L

Component Values and Specifications:

- ED4900 ESD5304D SON10 2R50X1R0X0R50
- ED4901 ESD5341N ESD0402
- ED4902 ESD5341N ESD0402
- ED4903 ESD5341N ESD0402
- ED4904 ESD5341N ESD0402
- R4900 10K
- R4901 10K
- R4902 10K
- R4903 10K
- R4904 10K
- R4905 10K
- R4906 10K
- R4907 10K
- C4900 100nF
- C0402 16V

Signal Connections:

- HDMI_RX_HPDP
- HDMI_RX_D0P
- HDMI_RX_D0N
- HDMI_RX_D1P
- HDMI_RX_D1N
- HDMI_RX_D2P
- HDMI_RX_D2N
- HDMI_RX_CLKP
- HDMI_RX_CLKN
- HDMI_RX_CEC
- HDMI19X_HPDP
- HDMI_RX_SCL_M1
- HDMI_RX_SDA_M1
- HDMI19X_DET_L

Power Connections:

- VCC5V_HDMI_RX_PORT
- VCC_1V8

Component Values and Specifications:


- ED4900 ESD5304D SON10 2R50X1R0X0R50
- ED4901 ESD5341N ESD0402
- ED4902 ESD5341N ESD0402
- ED4903 ESD5341N ESD0402
- ED4904 ESD5341N ESD0402
- R4900 10K
- R4901 10K
- R4902 10K
- R4903 10K
- R4904 10K
- R4905 10K
- R4906 10K
- R4907 10K
- C4900 100nF
- C0402 16V

Signal Connections:

- HDMI_RX_HPDP
- HDMI_RX_D0P
- HDMI_RX_D0N
- HDMI_RX_D1P
- HDMI_RX_D1N
- HDMI_RX_D2P
- HDMI_RX_D2N
- HDMI_RX_CLKP
- HDMI_RX_CLKN
- HDMI_RX_CEC
- HDMI19X_HPDP
- HDMI_RX_SCL_M1
- HDMI_RX_SDA_M1
- HDMI19X_DET_L

Power Connections:

- VCC5V_HDMI_RX_PORT
- VCC_1V8



ShenZhen HugSun Technology Co., Ltd			
Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	49.HDMI IN		
Date:	Friday, August 12, 2022	Rev:	V1.0
Designed by:	Wang	Sheet:	51 of 99

Sheet: 51 of 99

 <<UART6_RX_M1_BT

 >>UART6_TX_M1_BT

 <<UART6_RTSn_M1_BT

 >>UART6_CTSn_M1_BT

```
SDIO_CMD_M0_WIFI  << >>
SDIO_CLK_M0_WIFI  << >>
SDIO_D3_M0_WIFI   << >>
SDIO_D2_M0_WIFI   << >>
SDIO_D0_M0_WIFI   << >>
SDIO_D1_M0_WIFI   << >>
```

R6217
10K/NC
5%
R0402
DNP

WIFI REG ON H	WIFI REG ON S
BT REG ON H	BT REG ON S
HOST WAKE BT H	HOST WAKE BT S

AP6257P: R6206---R6211,R6214= DNP

PCIEx1_0 PERSTn M1 L	R9942	1	2	OR	R0402	5%	PCIE20 PERSTn 1V8
PCIEx1_0 WAKEN M1 L	R9947	1	2	OR	R0402	5%	PCIE20 WAKEN 1V8
PCIEx1_0 CLKREOn M1 L	R9948	1	2	OR	R0402	5%	PCIE20 CLKREOn 1V8

ANT6201
ANT JACK
IPEX MHF

[illegible]

```

—————>>>PCIE20_1_REFCLKP
—————>>>PCIE20_1_REFCLKN

—————>>>PCIE20_1_TXP/SATA30_1_TXP
—————>>>PCIE20_1_TXN/SATA30_1_TXN

—————<<<PCIE20_1_RXP/SATA30_1_RXP
—————<<<PCIE20_1_RXN/SATA30_1_RXN

```

REFCLKP_WIFI	2	PCIE20_1_REFCLKP
C6319	100pF	C0402 X5R 25V
REFCLKN_WIFI	2	PCIE20_1_REFCLKN
C6320	100pF	C0402 X5R 25V

20220304-wzh

Designed by:	RZF	Reviewed by:		Sheet:	62 of 99
--------------	-----	--------------	--	--------	----------