









RK3576 Ref Block Diagram(Typical Application Case)



MIPI LCM



MIPI LCD1_BL_Power



REF Schematic for RK3576

Main Functions Introduction

- 1) PMIC: 1 x RK806S-5 + DiscretePower
- 2) RAM: 1 x LPDDR4X 32bit
 - Option: 1 x LPDDR4 32bit
 - Option: 1 x LPDDR5 32bit
- 3) ROM: 1 x eMMC5.1 + 1 x UFS
 - Option: 1 x SPI Flash(FSPI0)
- 4) Support: 1 x Micro SD Card3.0
 - Option: 1 x SPI Flash(FSPI1)
- 5) Support: 1 x USB TYPEC with Displayport Alt Mode
 - Option: 1 x USB2.0
 - Option: 1 x USB3.2 Gen1x1 HOST
- 6) Support: 3 x USB2.0 HOST(USB2.0 HUB) + 1 x USB3.2 Gen1x1 HOST(USB2.0 from HUB)
- 7) Support: 1 x a/b/g/n/ac/ax 2T2R SDIO WIFI6 + UART/PCM BT
 - Option: 1 x a/b/g/n/ac/ax 2T2R PCIe WIFI6 + UART/PCM BT
 - Option: 1 x a/b/g/n/ac/ax 2T2R SDIO WIFI + UART/PCM BT
 - Option: 1 x a/b/g/n/ac 1T1R SDIO WIFI + UART/PCM BT
- 8) Support: 1 x PCIe Slot_36P
 - Option: 1 x a/b/g/n/ac/ax 2T2R PCIe WIFI6 + UART/PCM BT
 - Option: 1 x MiniPCIe Slot_with 4G
 - Option: 1 x SATA Slot
- 9) Support: 3 x CAM MIPI CSI RX
 - Option: 1 x 4Lanes MIPI DPHY RX Camera + 1 x HDMI RX to MIPI CSI
- 10) Support: 1 x LCM MIPI DSI TX
- 11) Support: 1 x HDMI2.1 TX (Up to 4Kx2K@120Hz)
 - Option: 1 x LCM eDP TX
- 12) Support: 2 x 10/100/1000M Ethernet
 - Option: 1 x 10/100M Ethernet + 1 x 10/100/1000M Ethernet
- 13) Support: 1 x Headphone + 2 x SPK + 1 x Analog MIC
 - Option: 4 x PDM-DMIC
- 14) Support: 1 x SPDIF TX + 1 x SPDIF RX
- 15) Support: 1 x IR Receiver
- 16) Support: 1 x G-Sensor
- 17) Support: Array Key(MENU,VOL+,VOL-,ESC)
- 18) Support: 7 x SARADC + 1 x SARADC only for boot
- 19) Support: 1 x Debug UART Connector

Note:
The RK806S-5 LDO power distribution of the reference schematic is only suitable for the interface used in the reference schematic.
If other interface functions need to be added to the reference schematic, the RK806S-5 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

Rockchip Confidential

 Rockchip Electronics Co., Ltd.			
Project:	RK3576_AIOT_REF_SCH		
File:	00.Cover Page		
Date:	Monday, April 28, 2025	Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	Sheet: 1 of 63

Diff 90 Ohm $\pm 10\%$

USB2_HOST1_SSTXN

USB2_HOST1_SSRXN

Diff 90 Ohm $\pm 10\%$






USB2_HOST1_DP

USB2_HOST1_DM


USB_HOST_PWREN_H

DP4

DM4



USBHUB HOST3




Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3576 AIOT REF SCH
----------	---------------------






File:	26.USB1
-------	---------

Date:	Monday, April 28, 2025		Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	Sheet:	27 of 63



HDMI2.0 RX

Option with 46.VI-CAM MIPI DPHY CSI1/2 RX and 47.VI-CAM MIPI DPHY CSI3/4 RX






Description: LVDS/MIPI/GVI Signal relationship:									
Port	Pin	LVDS Mode	MIPI DET	TX Mode	GVI Mode	MIPI CSI	TX	Port	Pin
Port0	G1	LVDS0_D0N				CSI0_D0P	CSI0_D0P	Port1	G1
	G2	LVDS0_D0P				CSI0_D0N	CSI0_D0N		G2
	F1	LVDS0_D1P				CSI0_D1P	CSI0_D1P		F1
	F2	LVDS0_D1N				CSI0_D1N	CSI0_D1N		F2
Port0	G3	LVDS0_D2P				CSI0_D2P	CSI0_D2P	Port1	G3
	G4	LVDS0_D2N				CSI0_D2N	CSI0_D2N		G4
	D1	LVDS0_D3P				CSI0_D3P	CSI0_D3P		D1
	D2	LVDS0_D3N				CSI0_D3N	CSI0_D3N		D2
Port0	G5	LVDS0_D4P				CSI0_D4P	CSI0_D4P	Port1	G5
	G6	LVDS0_D4N				CSI0_D4N	CSI0_D4N		G6
	B1	LVDS0_D5P				CSI0_D5P	CSI0_D5P		B1
	B2	LVDS0_D5N				CSI0_D5N	CSI0_D5N		B2
Port0	G7	LVDS0_D6P				CSI0_D6P	CSI0_D6P	Port1	G7
	G8	LVDS0_D6N				CSI0_D6N	CSI0_D6N		G8
	A1	LVDS0_D7P				CSI0_D7P	CSI0_D7P		A1
	A2	LVDS0_D7N				CSI0_D7N	CSI0_D7N		A2
Port0	G9	LVDS0_D8P				CSI0_D8P	CSI0_D8P	Port1	G9
	G10	LVDS0_D8N				CSI0_D8N	CSI0_D8N		G10
	B3	LVDS0_D9P				CSI0_D9P	CSI0_D9P		B3
	B4	LVDS0_D9N				CSI0_D9N	CSI0_D9N		B4
Port0	G11	LVDS0_D10P				CSI0_D10P	CSI0_D10P	Port1	G11
	G12	LVDS0_D10N				CSI0_D10N	CSI0_D10N		G12
	A3	LVDS0_D11P				CSI0_D11P	CSI0_D11P		A3
	A4	LVDS0_D11N				CSI0_D11N	CSI0_D11N		A4
Port0	G13	LVDS0_D12P				CSI0_D12P	CSI0_D12P	Port1	G13
	G14	LVDS0_D12N				CSI0_D12N	CSI0_D12N		G14
	B5	LVDS0_D13P				CSI0_D13P	CSI0_D13P		B5
	B6	LVDS0_D13N				CSI0_D13N	CSI0_D13N		B6

RK628 Power

Power-on Sequence:

3V3 --> 1V1



Description: LVDS/MIPI/GVI Signal relationship:									
Port	Pin	LVDS Mode	MIPI DET	TX Mode	GVI Mode	MIPI CSI	TX	Port	Pin
Port0	G1	LVDS0_D0N				CSI0_D0P	CSI0_D0P	Port1	G1
	G2	LVDS0_D0P				CSI0_D0N	CSI0_D0N		G2
	F1	LVDS0_D1P				CSI0_D1P	CSI0_D1P		F1
	F2	LVDS0_D1N				CSI0_D1N	CSI0_D1N		F2
Port0	G3	LVDS0_D2P				CSI0_D2P	CSI0_D2P	Port1	G3
	G4	LVDS0_D2N				CSI0_D2N	CSI0_D2N		G4
	D1	LVDS0_D3P				CSI0_D3P	CSI0_D3P		D1
	D2	LVDS0_D3N				CSI0_D3N	CSI0_D3N		D2
Port0	G5	LVDS0_D4P				CSI0_D4P	CSI0_D4P	Port1	G5
	G6	LVDS0_D4N				CSI0_D4N	CSI0_D4N		G6
	B1	LVDS0_D5P				CSI0_D5P	CSI0_D5P		B1
	B2	LVDS0_D5N				CSI0_D5N	CSI0_D5N		B2
Port0	G7	LVDS0_D6P				CSI0_D6P	CSI0_D6P	Port1	G7
	G8	LVDS0_D6N				CSI0_D6N	CSI0_D6N		G8
	A1	LVDS0_D7P				CSI0_D7P	CSI0_D7P		A1
	A2	LVDS0_D7N				CSI0_D7N	CSI0_D7N		A2
Port0	G9	LVDS0_D8P				CSI0_D8P	CSI0_D8P	Port1	G9
	G10	LVDS0_D8N				CSI0_D8N	CSI0_D8N		G10
	B3	LVDS0_D9P				CSI0_D9P	CSI0_D9P		B3
	B4	LVDS0_D9N				CSI0_D9N	CSI0_D9N		B4
Port0	G11	LVDS0_D10P				CSI0_D10P	CSI0_D10P	Port1	G11
	G12	LVDS0_D10N				CSI0_D10N	CSI0_D10N		G12
	A3	LVDS0_D11P				CSI0_D11P	CSI0_D11P		A3
	A4	LVDS0_D11N				CSI0_D11N	CSI0_D11N		A4
Port0	G13	LVDS0_D12P				CSI0_D12P	CSI0_D12P	Port1	G13
	G14	LVDS0_D12N				CSI0_D12N	CSI0_D12N		G14
	B5	LVDS0_D13P				CSI0_D13P	CSI0_D13P		B5
	B6	LVDS0_D13N				CSI0_D13N	CSI0_D13N		B6

Rockchip Confidential

Rockchip Electronics Co., Ltd

Project:	RK3576_AIoT_REF_SCH
File:	28.VI-HDMI20 RX to MIPI RX(Opt)
Date:	Monday, April 28, 2025
Designed by:	Wenliang Huang
Reviewed by:	
Rev:	V1.0
Sheet:	37 of 63

LPDDR5




Table of Content

Page 1	00.Cover Page	Default
Page 2	01.Index and Notes	Default
Page 3	02.Revision History	Default
Page 4	03.Block Diagram	Default
Page 5	04.Power Tree	Default
Page 6	05.Power Sequence and Map	Default
Page 7	06.Lower-Speed Bus Map	Default
Page 8	07.USB/DP Configure Map	Default
Page 9	08.PCIE Combo PHY Configure Map	Default
Page 10	09.VOP Map	Default
Page 11	10.RK3576-Power/GND	Default
Page 12	11.RK3576-OSC/PLL/PMUIO/SARADC	Default
Page 13	12.RK3576-DDR PHY	Default
Page 14	13.RK3576-eMMC/UFS/SD	Default
Page 15	14.RK3576-TypeC/USB	Default
Page 16	15.RK3576-MIPI DSI/CSI	Default
Page 17	16.RK3576-HDMI/eDP	Default
Page 18	17.RK3576-PCIE/SATA/USB3	Default
Page 19	18.RK3576-GPIO VCCIO2/3/6	Default
Page 20	19.RK3576-GPIO VCCIO4/5	Default
Page 21	20.Power-DC IN	Default
Page 22	23.Power-PMIC RK806S-5	Default
Page 23	24.Power-Ext Discrete/RTC IC	Default
Page 24	25.USB0-Type C Port	Default
Page 25	26.USB0-Mirco USB2.0 Port(Opt)	Option Page24
Page 26	27.USB0-TypeA USB3.0 Port(Opt)	Option Page24
Page 27	28.USB1	Default
Page 28	38.DRAM-LPDDR4X 1X32bit 200P	Default
Page 29	39.DRAM-LPDDR5 1X32bit 315P	Default
Page 30	40.Flash-eMMC	Default
Page 31	41.Flash-UFS	Default
Page 32	42.Flash-MicroSD Card	Default
Page 33	43.Flash-SPI Flash(opt)	Option Page30/32
Page 34	45.VI-CAM MIPI DPHY CSI0 RX	Default
Page 35	46.VI-CAM MIPI DPHY CSI1/2 RX	Default
Page 36	47.VI-CAM MIPI DPHY CSI3/4 RX	Default
Page 37	49.VI-HDMI20 RX to MIPI RX(Opt)	Option Page35/36
Page 38	50.VO-LCM MIPI DPHY TX	Default
Page 39	53.VO-LCM eDP TX(Opt)	Option Page41
Page 40	55.VO-DP TX(Opt)	Option Page24
Page 41	56.VO-HDMI TX	Default
Page 42	59.TP Connector_COF	Default
Page 43	60.WIFI/BT-SDIO+UART_1T1R(Opt)	Option Page45
Page 44	62.WIFI/BT-SDIO+UART_2T2R(Opt)	Option Page45
Page 45	63.WIFI6/BT-SDIO+UART_2T2R	Default
Page 46	64.WIFI6/BT-PCIE+UART_2T2R(Opt)	Option Page45/53
Page 47	65.Ethernet-FEPHY_RMII(Opt)	Option Page49
Page 48	66.Ethernet-GEPHY_RGMII0	Default
Page 49	67.Ethernet-GEPHY_RGMII1	Default
Page 50	70.Audio-CODEC(ES8388)	Default
Page 51	74.Audio-SPK LoopBack	Default
Page 52	77.Audio-MIC Array(Opt)	Option Page49
Page 53	79.Audio-S/PDIF TX & S/PDIF RX	Default

Page 54	81.PCIE-PCIE Slot_36P	Default
Page 55	84.MiniPCIE Slot_with 4G(Opt)	Option Page54
Page 56	85.SATA3.0 Slot_7P(Opt)	Option Page54
Page 57	90.Key-PowerON/Reset/V+/V-/etc	Default
Page 58	91.Sensors/IR Receiver	Default
Page 59	93.UART/CAN Port(Opt)	Option Page32
Page 60	95.LED	Default
Page 61	96.HW_ID/BOM_ID	Default
Page 62	98.Debug UART	Default
Page 63	99.Mark/Hole/Heatsink	Default
Page 64		
Page 65		
Page 66		
Page 67		
Page 68		
Page 69		
Page 70		
Page 71		
Page 72		
Page 73		
Page 74		
Page 75		
Page 76		

Description

Note

Option

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

- NOTE 1:
Component parameter description
1. NC stands for component not mounted temporarily
2. If Value or option is NC, which means the area is reserved without being mounted

- NOTE 2:
Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Rockchip Confidential

Revision History


Version	Date	By	Change Dscription	Approved
V1.0	2024-03-22	Wesley Huang	1: First version;	

Rockchip Confidential


Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH			
File:	02.Revision History			
Date:	Monday, April 28, 2025		Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:		Sheet: 3 of 63

Default Power Tree



Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC5V0_SYS_S5	RK806_BUCK1	6.5A	VDD_CPU_BIG_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK2	5A	VDD_NPU_S0	Slot:2	0.75V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK3	5A	VDD_CPU_LIT_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK4	5A	VCC_3V3_S3	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK5	3A	VDD_GPU_S0	Slot:2	ADJ FB=0.5V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK6	3A	VDDQ_DDR_S0	Slot:7	ADJ FB=0.5V	ON	0.61V-LP4/4x 0.51V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK7	3A	VDD_LOGIC_S0 VDD_LOGIC_MEM_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK8	3A	VCC_1V8_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK9	3A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	1.1V-LP4/4x 1.05V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK10	3A	VDD_DDR_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO2	0.3A	VCCA1V8_PLDO2_S0	Slot:5	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	1.2V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO4	0.5A	VCCA_3V3_S0	Slot:5	3.0V	ON	3.3V	TBD	TBD
	RK806_PLDO5	0.3A	VCCIO_SD_S0	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_NLDO3	0.5A	VDDA0V75_HDMI_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETr								
VCC5V0_SYS_S5	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5A	0.9V	ON	0.9V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_2V0_PLDO_S3	Slot:1	2.1V	ON	2.0V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	5A	VCC5V0_SYS_S5	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_DEVICE_S0	Slot:5A	5.2V	ON	5.2V	TBD	TBD
VCC_3V3_S3	SWITCH	2A	VCC_3V3_S0	Slot:5A	3.3V	ON	3.3V	TBD	TBD
VCC_1V8_S3	SWITCH	2A	VCC_1V8_S0	Slot:3A	1.8V	ON	1.8V	TBD	TBD

Note:

The power suffix S0, S3 or S5 means:
S5: Keep power on during power down
S3: Keep power on during sleeping
S0: Power off during sleeping

Note:

Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO0	Pin 2K11	1.8V Only	PMUIO0_VCC1V8	VCC_1V8	1.8V
PMUIO1	Pin 1U20	1.8V or 3.3V	PMUIO1_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO0	Pin 1J20	1.8V Only	VCCIO0_VCC1V8	VCC_1V8	1.8V
VCCIO1	Pin 2A8	1.8V or 3.3V	VCCIO1_VCC	VCC_1V8 VCC_3V3	1.8V/3.3V
VCCIO2	Pin 2A2	1.8V or 3.3V	VCCIO2_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO3	Pin 2B10	1.8V or 3.3V	VCCIO3_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO4	Pin 2A7	1.8V or 3.3V	VCCIO4_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO5	Pin 2A4/2A5	1.8V or 3.3V	VCCIO5_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO6	Pin 2N3	1.8V or 3.3V	VCCIO6_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO7	Pin 2M3	1.2V or 1.8V	VCCIO7_VCC	VCC_1V2 VCC_1V8	1.2V


IO Type	Operating Voltage
1.8V Only	VCCIO*_VCC1V8=1.8V
1.2V or 1.8V	VCCIO*_VCC=1.2V or 1.8V
1.8V or 3.3V	VCCIO*_VCC=1.8V or 3.3V

Rockchip Confidential

Rockchip Electronics Co., Ltd			
Project:	RK3576_AIOT_REF_SCH		
File:	05.Power Sequence and Map		
Date:	Monday, April 28, 2025	Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	6	of	63


I2C MAP

RK3576




UART MAP

RK3576



Audio MAP

RK3576



Note:



Unselected IOMUX path
IOMUX path in use


At the same time, only one path can be selected.

Rockchip Confidential


Project: RK3576 AIOT_REF_SCH		Rev: V1.0	
File: 06.Lower-Speed Bus Map		Date: Monday, April 08, 2025	
Designed by: Wesley Huang		Reviewed by:	
Sheet: 7		of 63	

MULTI_PHY Path Map

USB DP PHY--USB3.2 GEN1X1 OTG0/DP1.4




PCIe Combo PHY1-- PCIe1/SATA1/USB3.2 GEN1X1 OTG1




Note:
USB2 OTG1 can only be used when
PCIe1/SATA1 is not in use!!!

USB OTG0/DP Application


CASE0: TYPEC with DP




CASE1: USB2 OTG0 + DP 4Lane (Swap OFF)




CASE2: USB2 OTG0 + DP 4Lane (Swap ON)



CASE3: USB3.2 GEN1X1 OTG0 + DP 2Lane (Swap OFF)




CASE4: USB3.2 GEN1X1 OTG0 + DP 2Lane (Swap ON)




Note:
DP Lane swap enable
0: Lane0/1/2/3 TxData mapping to Lane0/1/2/3 TXDP/N
1: Lane0/1/2/3 TxData mapping to Lane2/3/0/1 TXDP/N

USB OTG1 Application

CASE0: USB3.2 GEN1X1 OTG1




CASE1: USB2 OTG1



Note:
USB2 OTG1 can only be used when
PCIe1/SATA1 is not in use!!!


CASE2: Do not support USB




Note:
USB2 OTG1 cannot be used
when PCIe1 is in use!!!

Rockchip Confidential

PCIE Combo PHY0--PCie0/SATA0




CASE0: PCie x 1Lane





CASE1: SATA



PCIE Combo PHY1--PCie1/SATA1/USB3.2 GEN1X1 OTG1





CASE0: PCie x 1Lane




Note:
USB2 OTG1 cannot be used
when PCie1 is in use!!!

CASE1: SATA



Note:
USB2 OTG1 cannot be used
when SATA1 is in use!!!


CASE2: USB3.2 GEN1X1 OTG1



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH
File:	08.PCie Combo PHY Configure Map
Date:	Monday, April 28, 2025
Designed by:	Wesley Huang
Reviewed by:	
Rev:	V1.0
Sheet:	9 of 63

VO MAP




Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	09.VOP Map		
Date:	Monday, April 28, 2025	Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	Sheet: 10 of 63

RK3576 S (Power)



RK3576 T/U/V (GND)






Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH				
File:	10.RK3576-Power/GND				
Date:	Monday, April 28, 2025			Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:		Sheet:	11 of 63

Note:
Adjust CL1 and CL2 according to the crystal specification
The the load capacitance CL is recommended by the
crystal vendors to obtain target clock frequency.
 $CL = (CL1 * CL2 / (CL1 + CL2)) + PCB \text{ strays}$ Total CL<=12pF



RK3576_R
(SARAD $\bar{C}$)



BOOT MODE CONFIG

Item	Rup	Rdown	ADC Value	Boot Mode
Config1	NC	10K	0	USB (Maskrom mode)
Config2	10K	1.13K	416	FSP10->USB
Config3	10K	2.49K	816	FSP11_M0->EMMC->USB
Config4	10K	4.3K	1231	FSP11_M1->EMMC->USB
Config5	10K	6.8K	1658	FSP10->UFS->USB
Config6	10K	10K	2048	FSP11_M0->UFS->USB
Config7	10K	14.7K	2437	UFS->USB
Config8	10K	23.2K	2862	UFS->SDMMC0->USB
Config9	10K	40.2K	3279	RFU
Config10	10K	88.7K	3680	EMMC->SDMMC0->USB
Config11	10K	NC	4095	EMMC->USB

Note:
Caps of between dashed red lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Note:
Must be mounted

VCCA1V8_FLD02_50

R1104
10K
1%
R0402

SARADC_VIN1_KEY/RECOVERY

Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	11.RK3576-OSC/PLL/PMUIO/SARADC		
Date:	Monday, April 28, 2025	Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	
		Sheet:	12 of 63

RK3576_A (DDRPHY)

U1000A					
LPDDR4			LPDDR4X	LPDDR5	
DDR DQ0_A	W1	LP4_DQ0_A	LP4X_DQ0_A	LP5_DQ0_A	
DDR DQ1_A	1P1	LP4_DQ1_A	LP4X_DQ1_A	LP5_DQ1_A	
DDR DQ2_A	1P1	LP4_DQ2_A	LP4X_DQ2_A	LP5_DQ2_A	
DDR DQ3_A	U1	LP4_DQ3_A	LP4X_DQ3_A	LP5_DQ3_A	
DDR DQ4_A	1V3	LP4_DQ4_A	LP4X_DQ4_A	LP5_DQ4_A	
DDR DQ5_A	1W4	LP4_DQ5_A	LP4X_DQ5_A	LP5_DQ5_A	
DDR DQ6_A	AC1	LP4_DQ6_A	LP4X_DQ6_A	LP5_DQ6_A	
DDR DQ7_A	AB1	LP4_DQ7_A	LP4X_DQ7_A	LP5_DQ7_A	
DDR DM0_A	1V1	LP4_DMI0_A	LP4X_DMI0_A	LP5_DMI0_A	
DDR DQS0P_A	1U1	LP4_DQS0P_A	LP4X_DQS0P_A	LP5_RDQS0P_A	
DDR DQS0N_A	Y1	LP4_DQS0N_A	LP4X_DQS0N_A	LP5_RDQS0N_A	
LPDDR5 WCK0P_A	1V5	LP5_WCK0P_A			
LPDDR5 WCK0N_A	1V4	LP5_WCK0N_A			
DDR DQ8_A	AF1	LP4_DQ8_A	LP4X_DQ8_A	LP5_DQ8_A	
DDR DQ9_A	IAB1	LP4_DQ9_A	LP4X_DQ9_A	LP5_DQ9_A	
DDR DQ10_A	IA01	LP4_DQ10_A	LP4X_DQ10_A	LP5_DQ10_A	
DDR DQ11_A	AH1	LP4_DQ11_A	LP4X_DQ11_A	LP5_DQ11_A	
DDR DQ12_A	1Y1	LP4_DQ12_A	LP4X_DQ12_A	LP5_DQ12_A	
DDR DQ13_A	1W2	LP4_DQ13_A	LP4X_DQ13_A	LP5_DQ13_A	
DDR DQ14_A	1AA3	LP4_DQ14_A	LP4X_DQ14_A	LP5_DQ14_A	
DDR DQ15_A	1AA1	LP4_DQ15_A	LP4X_DQ15_A	LP5_DQ15_A	
DDR DM1_A	AE1	LP4_DMI1_A	LP4X_DMI1_A	LP5_DMI1_A	
DDR DQS1P_A	1AB4	LP4_DQS1P_A	LP4X_DQS1P_A	LP5_RDQS1P_A	
DDR DQS1N_A	1AB3	LP4_DQS1N_A	LP4X_DQS1N_A	LP5_RDQS1N_A	
LPDDR5 WCK1P_A	1AA6	LP5_WCK1P_A			
LPDDR5 WCK1N_A	1AA5	LP5_WCK1N_A			
DDR A0_A	T1	LP4_A0_A	LP4X_A0_A	LP5_A0_A	
DDR A1_A	1N1	LP4_A1_A	LP4X_A1_A	LP5_A1_A	
DDR A2_A	1R3	LP4_A2_A	LP4X_A2_A	LP5_A2_A	
DDR A3_A	1P2	LP4_A3_A	LP4X_A3_A	LP5_A3_A	
DDR A4_A	1M5	LP4_A4_A	LP4X_A4_A	LP5_A4_A	
DDR A5_A	1P5	LP4_A5_A	LP4X_A5_A	LP5_A5_A	
DDR A6_A	1R5	LP5_A6_A			
DDR CLKP_A	1L1	LP4_CLKP_A	LP4X_CLKP_A	LP5_CLKP_A	
DDR CLKN_A	P1	LP4_CLKN_A	LP4X_CLKN_A	LP5_CLKN_A	
LPDDR4 CSN0_A	1R4	LP4_CSN0_A	LP4X_CSN0_A		
LPDDR4 CSN1_A	1T4	LP4_CSN1_A	LP4X_CSN1_A		
LPDDR4 CEK0/LPDDR5 CS0_A	1N3	LP4_CKE0_A	LP4X_CKE0_A	LP5_CSN0_A	
LPDDR4 CEK1/LPDDR5 CS1_A	1N5	LP4_CKE1_A	LP4X_CKE1_A	LP5_CSN1_A	
			LP4_RESET	LP4X_RESET	LP5_RESET
VDDQ_DDR_S0	1T200	240R	1V	Q0_A	1R6
VDDA_DDR_PLL_S0	R0201				
VCCHA_V18_S0					
V1.10WZH					
DDR PLL AVSS					
VDD_DDR_S0					
DDRPHY_PLL_VDDQ	2C3				
DDRPHY_PLL_AVDD1V8	2D2				
DDRPHY_PLL_AVSS					
DDRPHY_DVDD_0	2E2				
DDRPHY_DVDD_1	2E3				
DDRPHY_DVDD_2	2G2				
DDRPHY_DVDD_3	2G3				
DDRPHY_DVDD_4	2H2				

DDR FILTER



- Note:**
- (1) Power Sequence: VDD-VDDQ_CKE-VDDQ
 - (2) Hold power of DDRPHY_CKE_VDDQ during retention times.
- Note1:**
- Caps in the red line dotted box should be placed under the U1000 package
- Note2:**
- Resistors in the red line dotted box should be placed under the U1000 package

LPDDR4/4X

DDR DQ0_A	LPDDR4_DQ0_A
DDR DQ1_A	LPDDR4_DQ1_A
DDR DQ2_A	LPDDR4_DQ2_A
DDR DQ3_A	LPDDR4_DQ3_A
DDR DQ4_A	LPDDR4_DQ4_A
DDR DQ5_A	LPDDR4_DQ5_A
DDR DQ6_A	LPDDR4_DQ6_A
DDR DQ7_A	LPDDR4_DQ7_A
DDR DQS0P_A	LPDDR4_DQS0P_A
DDR DQS0N_A	LPDDR4_DQS0N_A
DDR DM0_A	LPDDR4_DMI0_A
DDR DQ8_A	LPDDR4_DQ8_A
DDR DQ9_A	LPDDR4_DQ9_A
DDR DQ10_A	LPDDR4_DQ10_A
DDR DQ11_A	LPDDR4_DQ11_A
DDR DQ12_A	LPDDR4_DQ12_A
DDR DQ13_A	LPDDR4_DQ13_A
DDR DQ14_A	LPDDR4_DQ14_A
DDR DQ15_A	LPDDR4_DQ15_A
DDR DQS1P_A	LPDDR4_DQS1P_A
DDR DQS1N_A	LPDDR4_DQS1N_A
DDR DM1_A	LPDDR4_DMI1_A
DDR A0_A	LPDDR4_A0_A
DDR A1_A	LPDDR4_A1_A
DDR A2_A	LPDDR4_A2_A
DDR A3_A	LPDDR4_A3_A
DDR A4_A	LPDDR4_A4_A
DDR A5_A	LPDDR4_A5_A
DDR CLKP_A	LPDDR4_CLKP_A
DDR CLKN_A	LPDDR4_CLKN_A
DDR DQ0_B	LPDDR4_DQ0_B
DDR DQ1_B	LPDDR4_DQ1_B
DDR DQ2_B	LPDDR4_DQ2_B
DDR DQ3_B	LPDDR4_DQ3_B
DDR DQ4_B	LPDDR4_DQ4_B
DDR DQ5_B	LPDDR4_DQ5_B
DDR DQ6_B	LPDDR4_DQ6_B
DDR DQ7_B	LPDDR4_DQ7_B
DDR DQS0P_B	LPDDR4_DQS0P_B
DDR DQS0N_B	LPDDR4_DQS0N_B
DDR DM0_B	LPDDR4_DMI0_B
DDR DQ8_B	LPDDR4_DQ8_B
DDR DQ9_B	LPDDR4_DQ9_B
DDR DQ10_B	LPDDR4_DQ10_B
DDR DQ11_B	LPDDR4_DQ11_B
DDR DQ12_B	LPDDR4_DQ12_B
DDR DQ13_B	LPDDR4_DQ13_B
DDR DQ14_B	LPDDR4_DQ14_B
DDR DQ15_B	LPDDR4_DQ15_B
DDR DQS1P_B	LPDDR4_DQS1P_B
DDR DQS1N_B	LPDDR4_DQS1N_B
DDR DM1_B	LPDDR4_DMI1_B
DDR A0_B	LPDDR4_A0_B
DDR A1_B	LPDDR4_A1_B
DDR A2_B	LPDDR4_A2_B
DDR A3_B	LPDDR4_A3_B
DDR A4_B	LPDDR4_A4_B
DDR A5_B	LPDDR4_A5_B
DDR CLKP_B	LPDDR4_CLKP_B
DDR CLKN_B	LPDDR4_CLKN_B
LPDDR4 CEK0/LPDDR5 CS0_A	LPDDR4_CKE0_A
LPDDR4 CEK1/LPDDR5 CS1_A	LPDDR4_CKE1_A
LPDDR4 CEK0/LPDDR5 CS0_B	LPDDR4_CKE0_B
LPDDR4 CEK1/LPDDR5 CS1_B	LPDDR4_CKE1_B
DDR RESET	LPDDR4_RESET
LPDDR4 CSN0_A	LPDDR4_CSN0_A
LPDDR4 CSN1_A	LPDDR4_CSN1_A
LPDDR4 CSN0_B	LPDDR4_CSN0_B
LPDDR4 CSN1_B	LPDDR4_CSN1_B

LPDDR5

DDR DQ0_A	LPDDR5_DQ0_A
DDR DQ1_A	LPDDR5_DQ1_A
DDR DQ2_A	LPDDR5_DQ2_A
DDR DQ3_A	LPDDR5_DQ3_A
DDR DQ4_A	LPDDR5_DQ4_A
DDR DQ5_A	LPDDR5_DQ5_A
DDR DQ6_A	LPDDR5_DQ6_A
DDR DQ7_A	LPDDR5_DQ7_A
DDR DQS0P_A	LPDDR5_RDQS0P_A
DDR DQS0N_A	LPDDR5_RDQS0N_A
DDR DM0_A	LPDDR5_DMI0_A
LPDDR5 WCK0P_A	LPDDR5_WCK0P_A
LPDDR5 WCK0N_A	LPDDR5_WCK0N_A
DDR DQ8_A	LPDDR5_DQ8_A
DDR DQ9_A	LPDDR5_DQ9_A
DDR DQ10_A	LPDDR5_DQ10_A
DDR DQ11_A	LPDDR5_DQ11_A
DDR DQ12_A	LPDDR5_DQ12_A
DDR DQ13_A	LPDDR5_DQ13_A
DDR DQ14_A	LPDDR5_DQ14_A
DDR DQ15_A	LPDDR5_DQ15_A
DDR DQS1P_A	LPDDR5_RDQS1P_A
DDR DQS1N_A	LPDDR5_RDQS1N_A
DDR DM1_A	LPDDR5_DMI1_A
DDR A0_A	LPDDR5_A0_A
DDR A1_A	LPDDR5_A1_A
DDR A2_A	LPDDR5_A2_A
DDR A3_A	LPDDR5_A3_A
DDR A4_A	LPDDR5_A4_A
DDR A5_A	LPDDR5_A5_A
DDR A6_A	LPDDR5_A6_A
LPDDR5 WCK1P_A	LPDDR5_WCK1P_A
LPDDR5 WCK1N_A	LPDDR5_WCK1N_A
DDR CLKP_A	LPDDR5_CLKP_A
DDR CLKN_A	LPDDR5_CLKN_A
DDR DQ0_B	LPDDR5_DQ0_B
DDR DQ1_B	LPDDR5_DQ1_B
DDR DQ2_B	LPDDR5_DQ2_B
DDR DQ3_B	LPDDR5_DQ3_B
DDR DQ4_B	LPDDR5_DQ4_B
DDR DQ5_B	LPDDR5_DQ5_B
DDR DQ6_B	LPDDR5_DQ6_B
DDR DQ7_B	LPDDR5_DQ7_B
DDR DQS0P_B	LPDDR5_RDQS0P_B
DDR DQS0N_B	LPDDR5_RDQS0N_B
DDR DM0_B	LPDDR5_DMI0_B
LPDDR5 WCK0P_B	LPDDR5_WCK0P_B
LPDDR5 WCK0N_B	LPDDR5_WCK0N_B
DDR DQ8_B	LPDDR5_DQ8_B
DDR DQ9_B	LPDDR5_DQ9_B
DDR DQ10_B	LPDDR5_DQ10_B
DDR DQ11_B	LPDDR5_DQ11_B
DDR DQ12_B	LPDDR5_DQ12_B
DDR DQ13_B	LPDDR5_DQ13_B
DDR DQ14_B	LPDDR5_DQ14_B
DDR DQ15_B	LPDDR5_DQ15_B
DDR DQS1P_B	LPDDR5_RDQS1P_B
DDR DQS1N_B	LPDDR5_RDQS1N_B
DDR DM1_B	LPDDR5_DMI1_B
DDR A0_B	LPDDR5_A0_B
DDR A1_B	LPDDR5_A1_B
DDR A2_B	LPDDR5_A2_B
DDR A3_B	LPDDR5_A3_B
DDR A4_B	LPDDR5_A4_B
DDR A5_B	LPDDR5_A5_B
DDR A6_B	LPDDR5_A6_B
LPDDR5 WCK1P_B	LPDDR5_WCK1P_B
LPDDR5 WCK1N_B	LPDDR5_WCK1N_B
DDR CLKP_B	LPDDR5_CLKP_B
DDR CLKN_B	LPDDR5_CLKN_B
LPDDR4 CEK0/LPDDR5 CS0_A	LPDDR4_CKE0_A
LPDDR4 CEK1/LPDDR5 CS1_A	LPDDR4_CKE1_A
LPDDR4 CEK0/LPDDR5 CS0_B	LPDDR4_CKE0_B
LPDDR4 CEK1/LPDDR5 CS1_B	LPDDR4_CKE1_B
DDR RESET	LPDDR5_RESET

Rockchip Confidential

Rockchip Electronics Co., Ltd

Project:	RK3576_AIoT_REF_SCH
File:	12.RK3576-DDR PHY
Date:	Monday, April 28, 2025
Designed by:	Wesley Huang
Reviewed by:	
Rev:	V1.0
Sheet:	13 of 63

RK3576 L (USB3/DP)

U1000L
USB3 OTG0/DP1.4 Alt
USB:USB3.2 Gen1x1 OTG0
DP :RBR/HBR/HBR2/HBR3

DP_TX_AUXP
DP_TX_AUXN
USB3_OTG0_SSRX1P / DP_TX_D0P
USB3_OTG0_SSRX1N / DP_TX_D0N
USB3_OTG0_SSTX1P / DP_TX_D1P
USB3_OTG0_SSTX1N / DP_TX_D1N
USB3_OTG0_SSRX2P / DP_TX_D2P
USB3_OTG0_SSRX2N / DP_TX_D2N
USB3_OTG0_SSTX2P / DP_TX_D3P
USB3_OTG0_SSTX2N / DP_TX_D3N

USB3_OTG0_REXT / DP_TX_REXT


USB3_OTG0_DP_TX_AVDD0V85
USB3_OTG0_DP_TX_DVDD0V85

USB3_OTG0_DP_TX_AVDD1V8

RK3576
BGA698_16R1X17R2X1R18

Support: Type-C With
Displayport Alternate Mode

Diff 100 Ohm ±10%



Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


Note: If using the DP interface to light up the eDP screen, there may be compatibility issues. Please consult RK for detail.

RK3576 M (USB2)

U1000M

USB2 OTG0
OTG/HOST/DEVICE
HS/FS/LS

Download Port



USB2_OTG0_DP


USB2_OTG0_DM

USB2_OTG0_ID

USB2_OTG0_VBUSDET

USB2_OTG0_REXT

USB2 OTG1
OTG/HOST/DEVICE
HS/FS/LS



USB2_OTG1_DP

USB2_OTG1_DM

USB2_OTG1_ID

USB2_OTG1_VBUSDET

USB2_OTG1_REXT


USB2_OTG_DVDD0V75

USB2_OTG_AVDD1V8

USB2_OTG_AVDD3V3

RK3576
BGA698_16R1X17R2X1R18

Diff 90 Ohm ±10%



Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Note!!!


The USB2 OTG1 function cannot be used, if the PCIe1 or SATA1 function of Combo PHY1 is selected

Reserved for test
USB wakes up SOC

Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH		
File:	14.RK3576-TypeC/USB		
Date:	Monday, April 28, 2025	Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	Sheet: 15 of 63

RK3576_O (MIPI DCPHY)



RK3576
BGA698_16R1X17R2X1R18

Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3576_P (MIPI DPHY CSI RX)

Support MIPI DPHY CSI1: 1/2/4Lane

Support MIPI DPHY CSI2: 1/2Lane

Support: MIPI DPHY CSI1 2Lane + MIPI DPHY CSI2 2Lane



RK3576
BGA698_16R1X17R2X1R18

Support MIPI DPHY CSI3: 1/2/4Lane

Support MIPI DPHY CSI4: 1/2Lane

Support MIPI DPHY CSI3 2Lane + MIPI DPHY CSI4 2Lane

Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project: RK3576_AIOT_REF_SCH


File: 15.RK3576-MIPI DSI/CSI

Date: Monday, April 28, 2025 Rev: V1.0

Designed by: Wesley Huang Reviewed by: Sheet: 16 of 63

RK3576_Q (HDMI/eDP)

Note:
HDMI 2.1 supports up to 4Kx2K@120Hz



Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project: RK3576_AIOT_REF_SCH

File: 16.RK3576-HDMI/eDP

Date: Monday, April 28, 2025 **Rev:** V1.0

Designed by: Wesley Huang **Reviewed by:** **Sheet:** 17 of 63

RK3576_N (PCIe/SATA/USB3)



Note!!!

If the PCIe1 or SATA1 function of Combo PHY1 is selected, the USB3 OTG1 function cannot be used, and even the USB2 OTG1 function cannot be used

Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd



Project: RK3576_AIOT_REF_SCH

File: 17.RK3576-PCIe/SATA/USB3



Date: Monday, April 28, 2025 **Rev:** V1.0

Designed by: Wesley Huang **Reviewed by:** **Sheet:** 18 of 63


RK3576_F (VCCIO2)



RK3576 G (VCCIO3)



RK3576 J (VCCIO6)




Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	18.RK3576-GPIO VCCIO2/3/6		
Date:	Monday, April 28, 2025	Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	Sheet: 19 of 63

RK3576 H (VCCIO4)



RK3576 I (VCCIO5)



Rockchip Confidential

Rockchip Electronics Co., Ltd.


Project:	RK3576_AIOT_REF_SCH
----------	---------------------

File:	19.RK3576-GPIO VCCIO4/5
-------	-------------------------


Date:	Monday, April 28, 2025			Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:		Sheet:	20 of 6

12V/3A DCIN


Note:
With SATA,PCIe, the current is estimated according to the actual number of SATA,PCIe



VCC5V0_SYS



VCC5V0_DEVICE






Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH				
File:	20.Power-DC IN				
Date:	Monday, April 28, 2025			Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:		Sheet:	21 of 63




I2C2_SCL_M0_CC_RTC
I2C2_SDA_M0_CC_RTC
RTC_INT_L
32KOUT_RTC2S0C
32KOUT_RTC2WIFI
32KOUT_Pcie
PMIC_EXT_EN_OUT
PWRON_L
PMIC_PWR_CTRL2


VCC_2V0_PLDO_S3




VCC_1V1_NLDO_S3




VCC_1V8_S0




VCC_3V3_S0



RTC



Audio Power




Rockchip Confidential

Rockchip Electronics Co., Ltd


Project:	RK3576_AIOT_REF_SCH		
File:	24.Power-Ext Discrete/RTC IC		
Date:	Monday, April 28, 2025	Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	23	of	63

eMMC FLASH



Note:
This cap should be placed
close to the Pin M6 (<400mil)

Note:
The capacity value depends on the
requirement of eMMC Specification




Rockchip Confidential



Rockchip Electronics Co., Ltd


Project:	RK3576_AIOT_REF_SCH		
File:	40.Flash-eMMC		
Date:	Monday, April 28, 2025	Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	Sheet: 30 of 63

UFS Flash



Note:
 These caps should be placed close to the pin of UFS device

Note:
 The capacitance value of these capacitors depends on the selected UFS device



Note:
 For particles above UFS4.0, Pin B13, P3, and P6 need to refer to the particle datasheet for design


UFS POWER

Supported Particles	VCCQ	VCCQ2	VCC	Default UFS device: UFS2.2
UFS2.0	1.2V	1.8V	3.3V	
UFS2.1	No Connect	1.8V	3.3V	
UFS2.2	No Connect	1.8V	3.3V	
UFS3.0	1.2V	No Connect	2.5V/3.3V	
UFS3.1	1.2V	No Connect	2.5V/3.3V	


Do not support UFS4.0 Device!


Sequence:VCCQ2->VCCQ, VCC is independent

Note:
 The power ball that is not used at the particle must be kept floating.




Note:
 For particles that require VCCQ and VCCQ2, the following timing needs to be met:
 Sequence: VDDA_1V2_S0->VCCQ2->VCCQ
 VDDA_1V2_S0 is the power of REF CK & RST N in RK SOC, which needs to be powered on before UFS particles







Note:
Camera MCLK can select
the following clock:
1:CAM_CLK0_OUT_M0/M1
2:CAM_CLK1_OUT_M0/M1
3:CAM_CLK2_OUT_M0/M1
4:VI_CIF_CLKOUT
5:REF_CLK0_OUT
6:REF_CLK1_OUT
7:REF_CLK2_OUT

Attention to the voltage matching




HDMI 2.1 Support video output up to 4Kx2K@120Hz




Note:
The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

Note:
The controller only support AC coupled link.
In order to backward compatibility or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.
Switch on in HDMI2.0(TMDS) mode
Switch off in HDMI2.1(FRL) mode.


HDMI TX DDC




HDMI TX ARC




HDMI TX HPD



HDMI TX CEC



Cj<=0.2pF




Rockchip Confidential

Rockchip Electronics Co., Ltd			
Project:	RK3576_AIoT_REF_SCH		
File:	56.VO-HDMI TX		
Date:	Monday, April 28, 2025	Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	41	of	63


SDIO WIFI/BT MODULE

Option with 63.WIFI6/BT-SDIO+UART_2T2R




Note:


The maximum peak current is 600mA
Close to WIFI module




50 Ohm RF trace



Using RTL8189ETV/FTV modules,
please notice
WIFI REG ON is on pin12 or pin34,
choose
according to the actual condition.





WIFI/BT Power



For RTL8821CS

Option4



Note:
Yes: option circuit be mounted
No: option circuit not be mounted

OPTION	WIFI				BT	Crystals	VDDIO	Option1	Option2	Option3	Option4
	a	b/g/n	ac	5GHz							
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71-3.6V	Yes	Yes	No	Yes
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.71-3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes
RTL8189ETV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8-3.3V	No	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62-3.6V	No	No	No	No
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No	No

Using RTL8189ETV/FTV modules, please notice
WIFI REG ON is on pin12 or pin34, choose
according to the actual condition.

Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd	
Project:	RK3576_AIoT_REF_SCH
File:	35.WIFI/BT-SDIO+UART_1T1R(Opt)
Date:	Monday, April 28, 2025
Designed by:	Wesley Huang
Reviewed by:	
Rev:	V1.0
Sheet:	43 of 63


```







GMACI_TXD0_M0  >>>
GMACI_TXD1_M0  >>>
GMACI_TXD2_M0  >>>
GMACI_TXD3_M0  >>>
GMACI_RXCTL_M0 >>>
GMACI_RXCLK_M0 >>>



GMACI_RXD0_M0  >>>
GMACI_RXD1_M0  >>>
GMACI_RXD2_M0  >>>
GMACI_RXD3_M0  >>>
GMACI_RXCTL_M0 >>>
GMACI_RXCLK_M0 >>>


ETH_CLK1_25M_OUT_M0 >>>

GMACI_MDC_M0 >>>
GMACI_MDIO_M0 >>>
GMACI_RST_M0 >>>

```












MiniPCIe Slot with 4G Function

Option with 81.PCIE-PCIE Slot_36P and USBHUB_HOST4

(12V DC Power Supply is required)



SIM CARD



Rockchip Confidential


Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	34.MiniPCIe Slot_with 4G(Opt)		
Date:	Monday, April 28, 2025	Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	55	of	63

KEY

SARADC_VIN1_KEY/RECOVERY
RESET_I
PWRON_I
SARADC_VIN0_BOOT
Work_LED- Work LED-

SARADC VIN1 KEY/RECOVERY






R3600
100R
R0402
ADC=40

TP3600 TP_0.7

TP3601 TP_0.7

Note:


Please reserve this circuit
if the RECOVERY_Key is not kept



MASKROM Key

SARADC VIN0 BOOT

R3604
100R
R0402




TP3602 TP_0.7

TP3603 TP_0.7

Note:

Please reserve this circuit
if the MASKROM_Key is not kept



Note:

If BOOT_SARADC_IN0=0V after power-on reset,
then system will enter into MASKROM mode.

Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	36.Key-PowerON/Reset/V+/V-/etc		
Date:	Monday, April 28, 2025	Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:	Sheet: 57 of 63

PWM0_CH0_M0_IR<<

IR Receiver



Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd

Project: RK3576_AIOT_REF_SCH


File: 33.Sensors/IR Receiver

Date: Monday, April 28, 2025 **Rev:** V1.0

Designed by: Wesley Huang **Reviewed by:** **Sheet:** 58 of 63



Work_LED



Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	32.LED		
Date:	Monday, April 28, 2025		Rev: V1.0
Designed by:	Wesley Huang	Reviewed by:	Sheet: 60 of 63

SARADC_VIN2_HW_ID<<<

HW_ID



Config Table for SARADC_VIN2_HW_ID

Item	Rup	Rdown	ADC Value	VERSION
HW_ID1	NC	10K	0	RESERVE
HW_ID2	10K	1.13K	416	HW ID1
HW_ID3	10K	2.49K	816	RESERVE
HW_ID4	10K	4.3K	1231	RESERVE
HW_ID5	10K	6.8K	1658	RESERVE
HW_ID6	10K	10K	2048	RESERVE
HW_ID7	10K	14.7K	2437	RESERVE
HW_ID8	10K	23.2K	2862	RESERVE
HW_ID9	10K	40.2K	3279	RESERVE
HW_ID10	10K	88.7K	3680	RESERVE
HW_ID11	10K	NC	4095	RESERVE

Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	37.HW_ID		
Date:	Monday, April 28, 2025		Rev: V1.0
Designed by:	Wesley Huang	Reviewed by:	Sheet: 61 of 63

UART0_RX_M0_DEBUG
UART0_TX_M0_DEBUG

Debug UART_M0




Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	42.Debug UART		
Date:	Monday, April 28, 2025		Rev: V1.0
Designed by:	Wesley Huang	Reviewed by:	Sheet: 62 of 63

Heatsink



Mark



TOP Mark



BOTTOM Mark



Hole



Project:	RK3576_AIOT_REF_SCH			
File:	44.Mark/Hole/Heatsink			
Date:	Monday, April 28, 2025		Rev:	V1.0
Designed by:	Wesley Huang	Reviewed by:		Sheet: 63 of 63